




|
Copyrights © 2008 TeraStatic s. r. l. - All Rights Reserved.
|
|
Welcome to TeraStatic !
TeraStatic provides ASIC and FPGA design services and solutions with an unambiguous focus: Formal Verification.
Today's verification teams have a large choice of powerful and production proven Formal Verification tools. The potential of this technology to complement simulation-based verification and overcome its limitations is broadly recognised in the industry, and in fact all major companies have taken steps towards formal, adopting Assertion Based Verification (ABV) methodology to various extends. However, despite that, the lack of formal experts and the difficulty to train personnel busy in building ever more sophisticated simulation testbenches, are preventing the application of formal tools at their full speed. It does not come as a surprise that many vendors have redirected their marketing efforts, offering tools for design engineers or only meant to run push-button automated checks, effectively delivering only a tiny fraction of the potential benefits of formal technology in the hope of selling higher volumes.
Formal Verification can deliver impressive results with unprecedented RTL quality at a fraction of engineering effort, but requires dedicated verification experts with excellent understanding of RTL rather than object oriented programming.
TeraStatic has the highest commitment to customer satisfaction and it would be a privilege for us to help you exploit the full power of Formal Verfication in your current and future projects, or provide the training and advice you may want for a pragmatic and truly fruitful integration of Formal Verification in your existing design flow.
TeraStatic … doing Formal Verification. |